Ken Shirriff's blog

Computer history, restoring vintage computers, IC reverse engineering, and whatever




Germanium transistors: logic circuits in the IBM 1401 computer

How did computers implement logic gates in the 1950s? Computers were moving into the transistor age, but transistors were expensive so circuits were optimized to minimize the transistor count. At the time, they didn't even use silicon transistors; germanium transistors were used instead. In this blog post, I'll describe one way that logic gates were implemented back then: diode-transistor logic.



The IBM 1401 computer, showing some of the cards inside. (Click any image for a larger version.)

The IBM 1401 computer, above, was introduced in 1959 and became the most popular computer of the early 1960s, with more than 10,000 in operation. It was constructed from thousands of circuit cards, each implementing a function such as a few logic gates. The logic gates in the IBM 1401 use (for the most part) a simple form of logic called CTDL (Complemented Transistor Diode Logic) by IBM and DTL (Diode-Transistor Logic) by the rest of the world. As the names suggested, these gates are built from diodes in conjunction with a transistor.¹



This SMS card (type CHWW) implements three NAND gates so there are three transistors.

These cards are about the size of a playing card and called SMS cards, Standard Modular System. ³² Each type of card has a code, typically four letters. The card above is a "CHWW" card, implementing three NAND gates. It contains a handful of components: transistors, diodes, resistors, and inductors. One unusual component is the jumper bar in the middle, called a "program cap". Breaking off tabs from this bar allowed the functionality of the card to be changed slightly so one card could fill multiple roles. The back of the card (below) shows the traces of the printed circuit board as well as the connector with 16 gold-plated contacts. More details of the CHWW card are in my SMS card database.

Follow by Email



Contact

About Ken Shirriff

Popular Posts



Bitcoin with pencil and paper:



Teardown of a quartz crystal oscillator and the

tiny IC inside



program

Booting the IBM 1401: How a 1959 punch-card computer loads a



chip: Teardown of a vintage

IBM token ring controller



mainframes stored microcode in transformers



Germanium transistors: logic circuits in the IBM 1401 computer



Bitcoin mining the hard way: the algorithms,


protocols, and bytes



the Arduino

Search This Blog






The back of the card has the PCB traces and the gold-plated edge connector.


Logic circuit implementation

The CHWW card contains three NAND gates. The schematic below, from IBM's 1959 documentation, shows one of these gates. Note IBM's unusual symbol for a transistor, showing the N-P-N structure explicitly, with an external arrow for the emitter.




Schematic of a NAND logic circuit built from a type 83 transistor. From Standard Modular System Component Circuits, p43.

I've redrawn the schematic below using modern symbols. The arrows show (qualitatively) what happens when the gate has two high inputs. The left arrow indicates the current through the resistor and the transistor's base. This base current turns the transistor on, connecting the output to -6 volts, and producing a low output.



If both inputs are high, the output of the gate is low.

If there are one (or two) low inputs, however, the resistor's current flows out through the diode, rather than through the transistor. With the transistor off, the output is pulled high by the pull-up resistor. The result is a NAND gate: the output is low only if both inputs are high. In this circuit, the diodes are the components that compute the logic function.⁴ The transistor amplifies (and inverts) the result.⁵



Labels

6502 8008 8085 8086 8087 alto analog Apollo apple arc arduino arm beaglebone bitcoin c# calculator chips css electronics f# fpga fractals genome haskell html5 ibm ibm1401 intel ipv6 ir java javascript math oscilloscope photo power supply random reverseengineering sheevaplug snark space

spanish teardown theory unicode Z-80



If an input is low, the output of the gate is high.

There's a problem with this gate though. The output voltages are approximately +6 volts for a high signal and -6 volts for a low signal. You'd like the gate to switch when an input is roughly in the middle of this range. Unfortunately, the transistor in this circuit will switch when the input is around -6 volts. Thus, the input voltage and output voltage levels are incompatible and you can't connect two gates together.

There are several solutions to this problem. The first solution is to use additional diodes and transistors to shift the voltage levels to be compatible. Fairchild used this approach in their popular Micrologic line of DTL integrated circuits in the 1960s.⁹ The second solution (used in IBM's SDTDL circuits) is to shift the voltage levels by using additional resistors.


The 1401's gates, instead, uses a surprising solution that avoided extra components. In the gate above, the output voltage levels are raised up compared to the input. But a similar gate with PNP transistors instead of NPN transistors will have the opposite property: the output levels will be lowered. So IBM's solution was to alternate gates built with NPN transistors with gates built with PNP transistors. The first gate raises the voltage level up, and the second gate lowers it back down. You have twice as many types of gates, and it's more complex to design, but you avoid the expense of additional components.

The photo below shows the PNP-based NAND gate card. It is almost identical to the previous NPN card, except the transistors are PNP instead of NPN. The other difference is that it is powered with -12V and 0V instead of -6V and 6V.⁶

The CGWW NAND card is built with PNP transistors.

In more detail, for the NPN gate we first examined, the input switches around -6 volts, and the output is about -6 volts or 6 volts. In the corresponding PNP gate, the input switches around 0 volts, and the output is -12 volts or 0 volts. IBM called the -6V/6V levels type "T" and the 0V/12V levels type "U", so an NPN gate has a U input and a T output, while a PNP gate has a T input and a U output.⁷ By alternating NPN gates and PNP gates, you have T outputs going to T inputs and U outputs going to U inputs, and everything works.⁸


The diagram below shows part of the logic diagram from the 1401's adder, heavily simplified. Two type U signals go into the first CHWW gate, which outputs a T signal. The 4JMX gate is a PNP NAND gate that takes T inputs and outputs a U. The CRZV is an NPN buffer that converts U to T. Finally, CNWT is an NPN driver that amplifies a T signal, in this case a binary carry-out signal. Note how the signals alternate between T and U (except for the last special driver).



Simplified excerpt from an IBM ALD logic diagram, page 34.32.16.2.

Wired-OR

There's one more interesting trick with these logic gates: wired-OR. The idea is that you can wire the outputs of several NAND gates together. If any gate outputs a logical 0, that gate will pull the output low. If all gates output a logical 1, the output will be pulled high by the pull-up resistor. The resulting circuit implements an AND-OR-Invert gate. The diagram below illustrates how the NAND gates are wired together and how the circuit behaves logically. Wired-OR circuits are widely used in the 1401 because you get the OR gate "for free", minimizing circuitry.



All from Earth's biggest selection. amazon

Privac

Blog Archive

- **2021 (9)**
 - March (2) Reverse-engineering the standard-cell logic inside...
 - Germanium transistors: logic circuits in the IBM 1...
- February (4)
- ► January (3)
- 2020 (33)
- 2019 (18)
- 2018 (17)
- 2017 (21)
- 2016 (34)
- 2015 (12)
- ▶ 2014 (13)
- 2013 (24)
- ▶ 2012 (10)
- 2011 (11)
- 2010 (22)
- 2009 (22)
- ▶ 2008 (27)

An AND-OR-Invert gate. This shows two NAND gates but more can be connected.

There's one minor issue with wired-OR: if you wire standard NAND gates together, you end up with multiple pull-up resistors in parallel, which will affect the gate behavior. The solution is to use gates without pull-up resistors, except for one gate that has the pull-up resistor. For example, the 4JMX card has the pull-up resistor (called a "collector load"), while the 3JMX card lacks it. Thus, a wired-OR could use one 4JMX

card and the rest would be 3JMX. (This is one reason why there are so many different types of SMS cards.)


Since each card only implements a small amount of logic, the IBM 1401 computer requires thousands of cards. The photo below shows how they are mounted inside the computer. I won't go into more detail here about how SMS cards are combined to create functional units, but I've written about the circuitry in the 1401's adder if you want to learn more.



SMS cards installed in the IBM 1401 computer. The fan at the left keeps the cards cool.

The transistors

These gates use bipolar NPN and PNP transistors, types of transistors that are still used today. But the germanium alloy-junction transistors were completely different from modern silicon planar transistors. The photo below shows the construction of an NPN alloy transistor, It consists of a P-type germanium crystal base with tin/antimony beads fused on either side to form the emitter and collector. The regions of germanium-antimony alloy form the "N" regions. The resulting N-P-N layers form the NPN transistor. (A PNP transistor is formed similarly, using indium for the alloy.) ¹⁰ In the photo, the vertical metal plate is the base contact with the tiny germanium disk in the circular hole. Copper wires are connected to the indium beads on either side of the germanium disk.




Inside a germanium alloy-junction transistor used in the IBM 1401 computer. This is an IBM type 083 NPN transistor. Photo from IBM 1401 restoration team

The 1950s were a time of rapid change in transistor technology. The transistor was invented at Bell Labs in 1947. General Electric invented the alloy junction transistor (used in the 1401) in 1950. In 1953, the drift transistor was created, faster because of its doping gradient. IBM used drift transistors in the Saturated Drift Transistor Diode Logic (SDTDL) family. The first silicon transistors were introduced in 1954. The wafer-based mesa transistor was invented in 1958, followed by the modern planar transistor in 1959. Thus, transistors were undergoing radical changes in the 1950s and IBM introduced new logic families to take advantage of these new transistor types.

Conclusion

Diode-transistor logic was a key part of IBM's early computers such as the IBM 1401. In 1964, IBM introduced the groundbreaking System/360 line of mainframes. These computers still used diode-transistor logic, but instead of SMS cards with discrete components, the logic was encapsulated in small SLT modules (below) that contained tiny silicon transistors and diodes. An SLT module was roughly equivalent to an SMS card but just half an inch on a side and almost 100 times as reliable. The density, low cost, and reliability of SLT modules were important to the success of the System/360 line.



A board with 24 SLT modules on it, probably from the System/360. The 361453 modules implement AND-OR-Invert.

In the 1960s, diode-transistor logic integrated circuits were introduced. But DTL was soon eclipsed by the rise of TTL (transistor-transistor logic) in the late 1960s. In the 1970s, integrated circuits with MOS transistor logic became common, especially for microprocessors. CMOS logic took over in the 1980s and it's still the most popular logic family. Thanks to Moore's Law, technology has progressed from the IBM 1401 era with a few transistors on a board to modern microprocessors with billions of transistors on a chip.

The Computer History Museum in Mountain View, CA has two working 1401 computers, so stop by for a demo (once the pandemic is over). Thanks to bogomipz for suggesting this topic. Thanks to Randall Neff and Henk Stegeman for SMS card photos. I announce my latest blog posts on Twitter, so follow me @kenshirriff. I also have an RSS feed.

Notes and references

1. IBM used a dizzying assortment of logic families in that era. Even the 1401 used multiple families (mostly the CTDL discussed above but also current-mode and STDTL in the TAU tape controller, and occasional SDTRL).

The table below from 1963 summarizes IBM's numerous logic families. CTRL (Complemented Transistor Resistor Logic) used alloyjunction transistors. It was slow, operating below 200 kilohertz. CTDL (Complemented Transistor Diode Logic) also used alloy-junction transistors but operated up to 250 kilohertz. (The Complemented families alternate NPN and PNP circuits.) Current mode (similar to emitter-coupled logic) was much faster as transistors weren't saturated and the voltage swings were small (±.4V). It operated at 1 megahertz with alloy-junction transistors, and 7 megahertz with diffused junction transistors.

Group	Name	Application Example	Normal Packaging	Primary Transistor	Approx Dly Per Decision	
VMTL	/MTL Voltage Mode Transistor Logic		608 Card	01,051	1-5 usec	
DCM (CSDBTL)	Diffused Current Mode (Current Switching Diffused Base Transistor Logic)	7030, 7090, 7080	Single and Double SMS Cards	015,065	10-30 ns	
ACM (CSAJTL)	Alloy Current Mode (Current Switching Alloy Junction Transistor Logic)	7030, 7090 7070, 7080			50-200 ns	
CTRL (NOR I)	Complementary Transistor Resistor Logic (Negated OR)	1620, 729 (NOR) 7701, 7702, 7330			1-3 usec	
CTDL	Complementary Transistor Diode Logic	7070, 1401	Single SMS Card	034, 083	0.3-1.5 usec	
SDTRL (NOR II)	Saturating Drift Transistor Resistor Logic	7074, 1410, 1620, 7631	Single and Stan-Pac SMS Cards	101	50-150 ns	
SDTDL	Saturating Drift Transistor Diode7074, 1410,Logic (Negated AND)7631		Single and Stan-Pac SMS Cards	102	50-100 ns	
DEFL	Diode Emitter Follower Logic	7302 (Serial 12,000 & Above)	Stan-Pac SMS Card	098	3-10 ns	
DDTL	DTL Double Diffused Transistor Logic		Single and Twin SMS Cards	152, 153	15-100 ns	

IBM's logic families from DDTL Component Circuits, 1963, p5.

For more discussion, see Transistor Component Circuits and Logic families in the 1401. There's an interesting discussion in Wikipedia's DTL talk page by William Crouse, who designed many of the SDTDL circuits at IBM. \leftrightarrow

2. IBM also offered SMS cards as components for other companies to use in products. The announcement below is from Datamation in 1966.


logic cards

A family of digital cards, including programmable units, are drawn from the firm's SMS (standard modular system) used in 1400's. The programmable cards have a "program cap strip" that enable breadboard designs to be altered. Other cards include dual gated flip-flops, flip-flops with emitter follower outputs, oscillators, variable delays, single shots, integrators, etc. Delivery is within 30 days. IBM DATA PROCESSING GROUP, White Plains, N.Y. For information: CIRCLE 161 ON READER CARD

A product announcement for SMS cards from Datamation, 1966.

Ļ

- 3. The idea behind Standard Module System cards was that IBM could manufacture a small number of standardized cards and build systems from them. Unfortunately, standardization worked better in theory than in practice and IBM ended up with thousands of different card types. As well as logic functions, SMS cards had a wide variety of roles including oscillators, printer drivers, core memory arrays, sense amplifiers, power supply regulation, and tape preamps. ↔
- Many vacuum tube computers used semiconductor diodes as a key part of their logic gates. I think that diodes don't get the recognition they deserve; computer generations are divided into tube versus transistor, without recognizing the gradual introduction of semiconductors in the form of diodes. ↔
- 5. Note the inductor connected to the output of the gate. The inductor increases the speed when pulling the output high. The problem is that the output is pulled high through a resistor, so any capacitance on the output wire results in a delay as it is charged. The inductor counteracts this capacitance. To handwave, once the resistor starts pulling the signal up, the inductor keeps the current flowing. More discussion of the peaking coil here. ↔
- 6. Here's the schematic of the PNP-based NAND gate used in the CGWW card. It is similar to the NPN-based gate, except the circuit is flipped and runs off -12 volts.



Schematic of a CGWW logic circuit. From Standard Modular System Component Circuits, p42.

÷

7. IBM used a remarkable number of different voltage levels for its logic families. The CTDL gates described in this article used the "T" and "U" levels. The table below gives the others.


			LINE LEV	/ELS		
Line Type	ldeal Swing (volts)	Down Levels (volts)		Up Levels (volts)		
		Low	High	Low	High	Application
в	0 to + 6	+ 0.1	+ 0.3	+2.7	+6.8	DDTL, Uncompensate
B	0 to + 6	+ 0.1	+ 0.3	+5.6	+6.8	DDTL, Compensated
В	0 to + 6	- 0.8	+ 0.8	+3.2	+6.8	DDTL, DE Chain
С	0 to 15 ma	- 4.1	- 0.3	+0.6	+3.1	Std Interface DL, DT
D	-2.5 to +2.5	- 5.0	- 0.7	+0.7	+5.0	DEFL
E	-6 to +6	- 25.0	- 3.0	+3.0	+25.0	EIA Std Data Sets
N	± from 0 ref	- 3.0	- 0.4	+0.4	+1.2	Alloy Current Sw
N	± from 0 ref	- 0.9	- 0.4	+0.4	+0.6	Diffused Current Sw
P	± from -6 ref	- 7.2	- 6.4	-5.6	-3.0	Alloy Current Sw
Ρ	± from -6 ref	- 6.6	- 6.4	-5.6	-5.2	Diffused Current Sw
Q	0 to 40 ma	- 3.8	- 0.5*	+0.6	+2.4	DL and DT
R	0 to +12	- 0.4	+ 0.2	+5.6	+12.5	CTRL
S	-12 to 0	-12.5	- 5.6	-0.2	+0.4	CTRL
S	-12 to 0	-12.5	- 6.9	-0.5	0.0	SDTRL
S'	-6 to 0	- 6.9	- 5.9	-0.5	0.0	Clamped SDTDL
T	-6 to +6	- 6.2	- 0.7	+1.4	+6.2	CTDL
U	-12 to 0	-12.5	- 7.4	-5.3	+0.2	CTDL
V	Any					Special
W	# 0 to -48	-53.0	- 43.0	-2.0	0.0	Relays
x	-30 to +10	-60.0	- 18.3	+5.5	+40.0	Tubes
Y	-6 to 0	- 8.8	- 5.8	-0.7	-0.1	SDTDL
Z	-6 to +6	- 7.0	- 4.2	+3.0	+6.2	Magnetic Shift Cores

IBM's logic families used numerous incompatible voltage levels. From the IBM 1401 Pocket Reference.

8. I should point out that having two sets of voltage levels makes debugging the 1401 system very confusing. If you measure -3 volts, for instance, this is a logical low for a T signal and a logical high for a U signal. The wired-OR gates also make debugging inconvenient. If the


output is low, you can't easily tell which NAND gate is pulling the output low, and these NAND gates may be on different cards with many different inputs.

9. The schematic below shows the implementation of a NAND gate in the Fairchild Micrologic family of integrated circuits. This circuit uses an additional transistor and diode to shift the voltage levels. This was practical in an integrated circuit because the additional components had minimal cost. This circuit wouldn't have worked well in the IBM 1401 because the 1401's germanium components provided a much smaller voltage shift than the silicon components in the Fairchild IC.



Schematic of a Fairchild Micrologic DTL gate from the databook.

10. The periodic table shows why elements such as indium were used in the alloy transistors. Note that the semiconductor germanium is in the same column as silicon, which later replaced it. Indium and gallium are in the column to the left, so they have one fewer valence electron. Thus, adding them to the semiconductor makes it more positive (P-type), since electrons are negative. Antimony is to the right; its additional valence electron makes the semiconductor negative (N-type). Tin, in the same column as germanium, was used in the alloy but has no effect on the semiconductor properties.



This excerpt of the periodic table shows key elements in transistor construction. Source: NCBI.

Ļ

÷


Labels: electronics, ibm, ibm1401, reverse-engineering

3 comments:

David Galloway said...

I wonder why they didn't make the diode diagrams a P|N block?

March 4, 2021 at 12:58 AM



jan swenker

March 4, 2021 at 2:34 AM



Anyone know the purpose of the inductor in series with the pull-up resistor in the shown NAND gate circuit? March 7, 2021 at 8:40 PM

Post a Comment

Newer Post

Older Post

